

Phase/frequency-locked loop and phase-frequency comparator  
therefor

The invention relates to a stable digital  
5 phase/frequency comparator for a phase/frequency-locked  
loop having resetting logic of a new kind, which comparator  
is optimised for implementation by programmable logic  
modules (e.g. FPGA's).

What are used to generate signals of exact frequency  
10 are generally so-called PLL circuits (PLL = phase-locked  
loop). In a PLL circuit, the frequency of a frequency-  
generating oscillator is set in such a way that it matches  
a preset reference frequency such that the phase shift  
15 between the output frequency of the frequency-generating  
oscillator and the reference frequency remains stable or  
constant. In principle, a distinction can be made between  
analogue and digital PLL circuits. In the case of digital  
20 PLL circuits, which are what will be further considered  
below, the digital implementation is generally confined to  
the phase/frequency comparator and to the frequency divider  
which may be implemented as an option.

The task of the phase/frequency comparator is to  
compare the frequency of an output-frequency signal from a  
frequency-generating oscillator in the PLL circuits with  
25 the frequency of a preset reference-frequency signal and,  
if there is a difference, to generate one or more  
correcting signals which correct the frequency of the  
output-frequency signal from the frequency-generating  
oscillator in the PLL circuit in the appropriate way. The  
30 way in which a phase/frequency comparator is implemented  
digitally is generally either in the form of an exclusive-  
OR gate, an edge-triggered JK flip-flop, or a

phase/frequency detector using edge-triggered D flip-flops and resetting logic.

The phase/frequency detector using edge-triggered D flip-flops and resetting logic is a variant digital 5 implementation for phase/frequency comparators that is widely employed because it makes the least demands on the input signals (the exclusive-OR gate requires symmetrical input signals, and the edge-triggered JK flip-flop requires input signals which are not subject to fading).

10 In the case of the phase/frequency detector using edge-triggered flip-flops and resetting logic, the correcting signal for correcting the frequency of the frequency-generating oscillator comprises, as is known from, for example, Roland E. Best, "Phase Locked Loops", 15 3rd edition, McGraw Hill, 1997, ISBN 0-07-006051-7, pages 91-101, two signals, a first signal for the upward correction of the frequency of the frequency-generating oscillator in the event of a positive difference in frequency between the reference frequency and the output 20 frequency, and a second signal for the downward correction of the frequency of the frequency-generating oscillator in the event of a negative difference in frequency between the reference frequency and the output frequency. These two correcting signals are generated by respective edge-triggered D flip-flops which are set by the reference-frequency signal and the output-frequency signal 25 respectively. Because of the phase and frequency relationships which are possible between the reference-frequency signal and the output-frequency signal, there are 30 a total of four possible states for the two D flip-flop outputs (00, 01, 10, 11). Because the last state (11) of the two flip-flop outputs makes no sense (frequency of frequency-generating oscillator to be corrected upward and

downward simultaneously), if this state occurs the two flip-flops are reset by means of resetting logic. What is generally used for this purpose is an AND gate whose inputs are connected to the outputs of the two flip-flops and 5 whose output is connected to the resetting inputs of the two flip-flops.

The phase/frequency comparator thus has an asynchronous structure employing feedback, whose behaviour in operation can be characterised as follows: in a 10 phase/frequency detector using edge-triggered D flip-flops, plus resetting logic as above, in the event of a positive difference in frequency (reference frequency  $f_{desired} >$  output frequency  $f_{actual}$ ) the output of the flip-flop which is set by the reference-frequency signal (signal:  $Correct_{upward}$ ) is 15 set for longer, as a statistical mean, than the flip-flop which is set by the output-frequency signal (signal:  $Correct_{downward}$ ). In the event of a negative difference in frequency (reference frequency  $f_{desired} <$  output frequency  $f_{actual}$ ), the output of the flip-flop which is set by the 20 output-frequency signal is set for longer, as a statistical mean, than the flip-flop which is set by the reference-frequency signal. These relationships are shown in Figs. 1A to 1D for positive and negative differences in frequency  $f_{desired} - f_{actual}$  between the reference-frequency signal and 25 the output-frequency signal and for positive and negative differences in phase  $f_{desired} - f_{actual}$  between the two said signals (to make things clearer, the frequency and phase differences that are assumed to exist in the plots are extreme ones).

30 If a digital phase/frequency comparator of this kind is implemented with programmable logic modules (e.g. FPGA's, PAL's, LCA's), the following problems may arise:

Under certain circumstances, the two edge-triggered D flip-flops may not be reset at exactly the same time. The reason for this may be different transit times for the resetting signals due to different lengths of conductor 5 from the resetting logic to the resetting inputs of the edge-triggered D flip-flops, and different resetting times of the two edge-triggered D flip-flops. In the extreme case, an edge-triggered D flip-flop may not be reset at all because, due to appreciable differences in transit time and 10 resetting time, the resetting signal for the edge-triggered D flip-flop which has not yet been reset may have been cancelled again even before the resetting process has been completed due to the resetting of the other edge-triggered D flip-flop. Generally speaking, it is relatively unlikely 15 that circumstances of this kind, and particularly the extreme case which has been described, will occur but, in programmable logic modules, they cannot be ruled out if the placing of the individual logic units is unsatisfactory.

When programming the logic modules, there is generally 20 only a limited amount the user can do to affect the transit times of the individual signals or the resetting times of the flip-flops, which means that if irregularities of this kind occur, the dynamic performance of the PLL circuit can no longer be accurately controlled. Hence there will no 25 longer be a precise deterministic relationship between on the one hand the two correcting signals from the digital phase/frequency comparator and on the other hand the difference in frequency between the reference frequency and the output frequency. This will lead to undesirable jumps 30 in frequency at the output of the frequency-generating oscillator of the PLL circuit and to drifts in phase between the reference frequency and the output frequency. These system deviations on the part of the phase/frequency-

locked loop, which appreciably reduce the quality of the control performed by the PLL circuit, cannot generally be corrected and in the extreme case may cause instability on the part of the control loop.

5 The object underlying the invention is therefore to provide, for a digital phase/frequency-locked loop, suitable resetting logic for the phase/frequency comparator, which resetting logic is constructed from edge-triggered storage devices (D flip-flops), in order to 10 obtain deterministic and stable phase/frequency-locking in a digital implementation employing for example programmable logic modules, despite transit-time effects that may occur.

15 The object of the invention is achieved by virtue of the features of a phase/frequency-locked loop as claimed in claim 1 and by virtue of the features of a phase/frequency comparator as claimed in claim 9. Advantageous embodiments of the invention are specified in the dependent claims.

20 To obtain resetting processes which are reliable in a defined way for the two edge-triggered storage devices (e.g. D flip-flops), what is used to obtain the resetting signal from the output signals of the edge-triggered storage devices (D flip-flops) is not a static gate module but a digital storage device. What is used for this purpose is for example, preferably, an asynchronous level-triggered 25 RS flip-flop which is only set when both outputs of the two first-mentioned edge-triggered storage devices (D flip-flops) have been set. The resetting signal for the two edge-triggered storage devices (D flip-flops) is only reset when both the edge-triggered storage devices (D flip-flops) 30 have been reset. This ensures that the process of resetting the two edge-triggered storage devices (D flip-flops) comes to an end in a defined way.

Embodiments of the resetting logic for both inverted and non-inverted logic are detailed in the dependent claims.

Two embodiments of the invention are shown in the 5 drawings and will be described in detail below. In the drawings:

Figs. 1A, 1b, 1C and 1D show the signals that occur in case of the phase/frequency detector for different differences in frequency and phase.

10 Fig. 2 is a block diagram of a phase/frequency-locked loop.

Fig. 3 is a block diagram of a phase/frequency comparator.

15 Fig. 4 is a block diagram of a first embodiment of resetting logic, and

Fig. 5 is a block diagram of a second embodiment of 20 resetting logic.

The resetting logic according to the invention for a digital phase/frequency comparator will be described below by reference to Figs. 2 to 5.

Fig. 2 is a schematic block diagram of a phase/frequency-locked loop (PLL) 1. The loop 1 comprises a frequency divider 2 to whose input a reference-frequency signal 3 is applied. The frequency of the reference-frequency signal is divided in the frequency divider 2 by a factor M. The reference-frequency signal 4, of a frequency obtained by dividing by the factor M, is emitted from the output of the frequency divider 2. The phase/frequency-locked loop 1 has a second frequency divider 5 which divides the frequency of the output-frequency signal 6 which is applied to its input by a factor N. The output-frequency signal 7, of a frequency obtained by dividing by the factor N, is emitted from the output of the frequency

divider 5. By selecting M and N in a suitable way, it must be ensured that the reference-frequency signal 3 whose frequency has been divided by the factor M, and the output-frequency signal 6 whose frequency has been divided by the 5 factor N, are of the same frequency when the phase/frequency-locked loop 1 is in a steady-state (settled) condition. Both the frequency divider 2 and the frequency divider 5 are optional functional units within the phase/frequency-locked loop.

10 The reference-frequency signal 4 and the output-frequency signal 7, whose frequencies may have been divided, as an option, in frequency dividers 2 and 5<sup>1</sup> respectively, are fed to respective inputs of a phase/frequency comparator 8. In the phase/frequency 15 comparator 8, the two frequencies or phases of the reference-frequency signal 4 and the output-frequency signal 7 are compared. The comparison produces a correcting variable 9 to correct a frequency-generating oscillator 10, which is generally current-controlled or voltage-controlled. The correcting variable 9 comprises the two 20 correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  to correct the frequency of the frequency-generating oscillator 10 upwards and  $\text{Correct}_{\text{downward}} 9\text{B}$  to correct the frequency of the frequency-generating oscillator 10 downwards.

25 The correcting variable 9, in the form of its two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$ , is fed to the input of a loop filter 11. The loop filter has a given characteristic dynamic response which enables it to have a targeted influence on the dynamic behaviour of the 30 phase/frequency-locked loop in respect of stability. The output signal 12 from the loop filter 11 is fed to the

---

<sup>1</sup> Translator's note: Mis-identified in the original as 3.

input of the frequency-generating oscillator 10 to control the frequency of the output-frequency signal 6.

In this way, the frequency of the output-frequency signal 6 is controlled to suit the variation over time of 5 the frequency of the reference-frequency signal 3, as a function of the gain of the phase/frequency-locked loop 1, which gain is determined by, amongst other things, the dividing factors N and M of the frequency dividers 2 and 5. If there is a change in the frequency of the reference-10 frequency signal 3 over time or if a disruption occurs which affects the phase/frequency-locked loop 1, the dynamic response of the phase/frequency-locked loop 1 is determined by the dynamic behaviour of the individual functional units in the phase/frequency-locked loop 1, and 15 particularly that of the loop filter 1 and the frequency-generating oscillator 10.

Whereas the loop filter 11 and the frequency-generating oscillator 10 are functional units which are often implemented in analogue form, the frequency dividers 20 2 and 5 and the phase/frequency comparator 8 may be implemented in analogue or digital form. In the case of digital implementation, the phase/frequency detector (PFD) employing edge-triggered D flip-flops and resetting logic which will be used in the vast majority of applications 25 will be further described below.

A block circuit diagram of the phase/frequency detector (PFD) is shown in Fig. 3. The PFD comprises two edge-triggered storage devices 13 and 14, which are preferably edge-triggered D flip-flops. In the case of the 30 edge-triggered D flip-flop 13, when a positive-going edge of the reference-frequency signal 4, whose frequency may, as an option, have been divided in the frequency divider 2, is applied to the clock input Clk, the level present at

input D, which is set to a constant logic "1", is switched to the output Q. The correcting signal  $\text{Correct}_{\text{upward}} 9\text{A}$  which is present at the output Q of the D flip-flop 13 is used to correct the frequency of the frequency-generating 5 oscillator 10 upwards. In a similar way, in the case of the edge-triggered D flip-flop 14, when a positive-going edge of the output-frequency signal 7, whose frequency may, as an option, have been divided in the frequency divider 5, is applied to the clock input Clk, the level present at input 10 D, which is set to a constant logic "1", is switched to the output Q. The correcting signal  $\text{Correct}_{\text{downward}} 9\text{B}$  which is present at the output Q of the D flip-flop 14 is used to correct the frequency of the frequency-generating oscillator 10 downwards. The two correcting signals 15  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are fed to the inputs of the resetting logic 15.

In the prior art, the resetting logic 15 comprises an AND gate. The resetting logic 15 generates a resetting signal 16, which is fed to the resetting input R of the D 20 flip-flop 13 as a resetting signal 16A and to the resetting input R of the D flip-flop 14 as a resetting signal 16B. Hence, if the two outputs Q of the two D flip-flops 13 and 14 are set simultaneously, the output of the resetting logic 15 is also activated and this, via the resetting signals 16A and 16B to their respective resetting inputs R, causes the two D flip-flops 13 and 14 to be reset. 25

In a first embodiment of the resetting logic 15, which is shown in Fig. 4, use is made of an asynchronous level-triggered RS flip-flop 17 whose logic is inverse (= low is active). The setting input S of the asynchronous level-triggered RS flip-flop 17 has the output signal 18 from an inverted AND gate 19 supplied to it. The two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are fed to the

inputs of the inverted AND gate 19. The output signal 20 from an OR gate 21 is fed to the resetting input R of the asynchronous level-triggered RS flip-flop 17. The two inputs of the OR gate 21 have the two correcting signals 5  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  supplied to them. The resetting signal 16 is generated at the output Q of the asynchronous level-triggered RS flip-flop 17. To implement the inverse logic, the asynchronous level-triggered RS flip-flop 17 has an inverted AND gate 22 whose output is 10 connected to the output Q and whose inputs have the input S and the output of a further inverted AND gate 23 supplied to them. The inputs of the further inverted AND gate 23 have the resetting input R and the output of the first inverted AND gate 22 supplied to them.

15 If the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are activated simultaneously ("1" state), the output signal 18 from the inverted AND gate 19, and hence the setting input S of the asynchronous level-triggered RS flip-flop 17, are activated (are set to the 20 "0" state). At the same time, the output signal 20 from the OR gate 21, and hence the resetting input R of the asynchronous level-triggered RS flip-flop 17, are de-activated (are set to the "1" state). Because of the inverse logic of the RS flip-flop 17, the output Q and 25 hence the resetting signal 16 are set. If on the other hand the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are de-activated simultaneously ("0" state), the output signal 18 from the inverted AND gate 19, and hence the setting input S of the RS flip-flop 17, are set to the "1" 30 state. The output signal 20 from the OR gate 21, and hence the resetting input R of the RS flip-flop 17, are set to the "0" state. Because of the inverse logic of the flip-flop, the output Q of the RS flip-flop 17 is reset.

This ensures that the resetting signal 16 is set when the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  have been set. Resetting of the resetting signal 16 only takes place when the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are reset simultaneously. In this way, the frequency of the frequency-generating oscillator 10 can be corrected in line with the nature of the correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  without causing any unwanted jumps in frequency and hence instabilities in the phase/frequency-locked loop. The behaviour of the PLL circuit is thus behaviour which can be controlled.

In a second embodiment of the resetting logic 15, which is shown in Fig. 5, use is made of an asynchronous level-triggered RS flip-flop 24 which is of non-inverse logic. The setting input S of the asynchronous level-triggered RS flip-flop 24 has the output signal 25 from an AND gate 26 supplied to it. The two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are fed to the inputs of the AND gate 26. The output signal 27 from an inverted OR gate 28 is fed to the resetting input R of the asynchronous level-triggered RS flip-flop 24. The two inputs of the inverted OR gate 28 have the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  supplied to them. The resetting signal 16 is generated at the output Q of the asynchronous level-triggered RS flip-flop 24. To implement the non-inverse logic, the asynchronous level-triggered RS flip-flop 24 has an inverted OR gate 29 whose output is connected to the output Q and whose inputs have the input S and the output of a further inverted OR gate 30 supplied to them. The inputs of the further inverted OR gate 30 have the resetting input R and the output of the first inverted OR gate 29 supplied to them.

If the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are activated simultaneously ("1" state), the output signal 25 from the AND gate 26, and hence the setting input S of the asynchronous level-triggered RS flip-flop 24, are activated ("1" state). At the same time, the output signal 27 from the inverted OR gate 28, and hence the resetting input R of the asynchronous level-triggered RS flip-flop 24, are not set ("0" state). Because of the non-inverted logic of the RS flip-flop 24, the output Q and hence the resetting signal 16 are set. If on the other hand the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  are de-activated simultaneously ("0" state), the output signal 25 from the AND gate 26, and hence the setting input S of the RS flip-flop, are reset ("0" state). The output signal 27 from the inverted OR gate 28, and hence the resetting input R of the RS flip-flop 24, are activated ("1" state). Because of the non-inverted logic of the flip-flop, the output Q of the RS flip-flop 24 is reset.

In this embodiment too, having an asynchronous level-triggered RS flip-flop 24 and non-inverted logic, it is ensured that the resetting signal 16 is set only when the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  have been set simultaneously. Resetting of the resetting signal 16 only takes place when the two correcting signals  $\text{Correct}_{\text{upward}} 9\text{A}$  and  $\text{Correct}_{\text{downward}} 9\text{B}$  have been reset. In this embodiment too the behaviour of the PLL circuit is thus behaviour which is controllable because no unwanted jumps in frequency occur, and there are thus no instabilities in the phase/frequency-locked loop.

## Claims

1. Phase/frequency-locked loop (1) having a phase/frequency comparator (8) and a frequency-generating oscillator (10), the phase/frequency comparator (8) having two edge-triggered storage devices (13, 14) which are respectively set by an edge of a reference-frequency signal (4), whose frequency may be divided if required, for the phase/frequency locked loop (1), and by an edge of an output-frequency signal (6), whose frequency may be divided if required, from the phase/frequency locked loop (1) and which are each reset by an output signal (16) from a resetting logic unit (15) to whose inputs are supplied the output signals (9A, 9B) from the two edge-triggered storage devices (13, 14), characterised in that the output signal (16) from the resetting logic unit (15) is only activated when both the output signals (9A, 9B) from the two edge-triggered storage devices (13, 14) have been activated, and is only de-activated when both the output signals (9A, 9B) from the two edge-triggered storage devices (13, 14) have been de-activated.

2. Phase/frequency-locked loop according to claim 1, characterised in that the resetting logic unit (15) is implemented by means of an asynchronous level-triggered RS storage device (17, 24).

3. Phase/frequency-locked loop according to claim 2, characterised in that the asynchronous level-triggered RS storage device (24) of the resetting logic unit (15) is set or reset by non-inverted input signals.

4. Phase/frequency-locked loop according to claim 2, characterised in that the asynchronous level-triggered RS storage device (17) of the resetting logic unit (15) is set or reset by inverted input signals.

5

5. Phase/frequency-locked loop according to one of claims 1 to 4, characterised in that the output (Q) of the edge-triggered storage device (13), to whose input (Clk) the reference-frequency signal (3), whose frequency may be 10 divided if required, is applied is fed to the frequency-generating oscillator (10) to increase the frequency of the output-frequency signal (6), and the output (Q) of the edge-triggered storage device (14), to whose input (Clk) the output-frequency signal (6), whose frequency may be 15 divided if required, is applied is fed to the frequency-generating oscillator (10) to reduce the frequency of the output-frequency signal (6).

6. Phase/frequency-locked loop according to either of 20 claims 1 and 5, characterised in that the signals (9A, 9B) at the outputs (Q) of the two edge-triggered storage devices (13, 14) are connected to the frequency-generating oscillator (10) via an interposed loop filter (11) for stabilising the phase-frequency-locked loop (1).

25

7. Phase/frequency-locked loop according to one of claims 1 to 6, characterised in that the frequency of the reference-frequency signal (2) to the phase/frequency-locked loop (1) is reduced by a factor N by means of a 30 frequency divider (2), upstream of the input (Clk) of the phase/frequency comparator (8).

8. Phase/frequency-locked loop according to one of claims 1 to 7, characterised in that the frequency of the output-frequency signal (6) from the phase/frequency-locked loop (1) is reduced by a factor M by means of a frequency 5 divider (5), upstream of the input (Clk) of the phase/frequency comparator (8).

9. Phase/frequency comparator (8) for a phase/frequency-locked loop (1), having two edge-triggered 10 storage devices (13, 14) which are respectively set by an edge of a reference-frequency signal (3), which may be divided if required, for the phase/frequency-locked loop (1), and by an edge of an output-frequency signal (6), which may be divided if required, from the phase/frequency-locked loop (1), and which are each reset by an output 15 signal (16) from a resetting logic unit (15) to whose inputs are supplied the output signals (9A, 9B) from the two edge-triggered storage devices (13, 14), characterised in that the output signal (16) from the resetting logic 20 unit (15) is only activated when both the output signals (9A, 9B) from the two edge-triggered storage devices (13, 14) have been activated, and is only de-activated when both the output signals (9A, 9B) from the two edge-triggered storage devices (13, 14) have been de-activated.

25

10. Phase/frequency comparator according to claim 9, characterised in that the resetting logic unit (15) is implemented by means of an asynchronous level-triggered RS storage device (17, 24).

30

11. Phase/frequency comparator according to claim 10, characterised in that the asynchronous level-triggered RS

storage device (24) of the resetting logic unit (15) is set or reset by non-inverted input signals.

12. Phase/frequency comparator according to claim 10,  
5 characterised in that the asynchronous level-triggered RS storage device (17) of the resetting logic unit (15) is set or reset by inverted input signals.

Captioning in FiguresFigs. 1A, 1B, 1C and 1D

Referenzfrequenz-Signal = Reference-frequency signal

5 Ausgangsfrequenz-Signal = Output-frequency signal

Stell<sub>oben</sub> = Correct<sub>upward</sub>

Stell<sub>unten</sub> = Correct<sub>downward</sub>

f<sub>soll</sub> = f<sub>desired</sub>

f<sub>ist</sub> = f<sub>actual</sub>

10 ϕ<sub>soll</sub> = ϕ<sub>desired</sub>

ϕ<sub>ist</sub> = ϕ<sub>actual</sub>

Fig. 2

Referenzfrequenz-Signal = Reference-frequency signal

15 (optional) = (optional)

Phasen/Frequenz-Komparator = Phase/frequency comparator

Schleifenfilter = Loop filter

Oszillator = Oscillator

Ausgangsfrequenz-Signal = Output-frequency signal

20

Fig. 3

Referenzfrequenz-Signal = Reference-frequency signal

Ausgangsfrequenz-Signal = Output-frequency signal

(optional) = (optional)

25 Rücksetzsignal = Resetting signal

Stell<sub>oben</sub> = Correct<sub>upward</sub>

Rücksetzlogik = Resetting logic

Stell<sub>unten</sub> = Correct<sub>downward</sub>

zum Schleifenfilter = To the loop filter

30

Fig. 4

Stell<sub>oben</sub> = Correct<sub>upward</sub>

Stell<sub>unten</sub> = Correct<sub>downward</sub>

UND = AND

ODER = OR

RS-Flip-Flop = RS flip-flop

Rücksetzsignal = Resetting signal

5

Fig. 5

Stell<sub>oben</sub> = Correct<sub>upward</sub>

Stell<sub>unten</sub> = Correct<sub>downward</sub>

UND = AND

10 ODER = OR

RS-Flip-Flop = RS flip-flop

Rücksetzsignal = Resetting signal




Fig. 1A




Fig. 1B




Fig. 1C




Fig. 1D




Fig. 2




Fig. 3




Fig. 4




Fig. 5